SCHWEGMAN LUNDBERG WOESSNER KLUTH

PATENT, TRADEMARK & COPYRIGHT ATTORNEYS
P.O. Box 2938

Minneapolis, MN 55402
Telephone (612) 373-6900 Facsimile (612) 339-3061

Fax Transmission

To: Company:

Dale Olson USPTO

Fax #:

703.746.4641

From: David Peterson

Date: July 27, 2004

Re: copy of 1449

You should receive 3 page(s) including this one. If you do not receive all pages, please call (612) 373-6944

Here is the copy of the August 30, 2001 1449 form that you requested. The docket is 303.678US4. The serial number is 09/943,393. Please call me if this is not the form that you needed.

David Peterson (612) 373-6944

	· · · · · · · · · · · · · · · · · · ·	Sheet 1 of 2	
Form 1449*	Atty. Docket No.: 303.678US4	Serial No. Unknown	
INFORMATION DISCLOSURE STATEMENT	Applicant: Kie Y. Ahn et al.		
BY APPLICANT (Use several sheets if necessary)	Filing Date: Herewith	Group: Unknown	

U.S. PATENT DOCUMENTS

O.S. PATENT DOCUMENTS						
Initial Initial	Document Number	Date	Мэжо	Cyses	Subalass	Filing Date If Appropriate
	5,668,035	09/16/1997	Fang, C.H., et al.	438	239	0 6/10/96
	_ 5,985,725	11/16/1999	Chou, J.	438	294	12/23/97
	6,087,225	07/11/2000	Bronner, G.B., et al.	438	275	02/05/98
	6,097,056	08/01/2000	Hsu, L.L., et al.	257	315	04/28/98
	6,222,788	04/01/2001	Forbes, et al.	365	230.06	

FOREIGN PATENT DOCUMENTS

4 • Examiner						Translation
Initial	Pocument Number	Date	Country	Class	Subclass	Yes I Mo

OTHER DOCUMENTS **Examiner (Including Author, Ticle, Date, Pertinent Pager, Etc.) Initial Chen, Y., et al., "Performance and Reliability Assessment of Dual-Gate CMOS Devices with Gate Oxide Grown Nitrogen Implanted Si Substrates", International Electron Device Meeting, pg. 1-4, (1997) Cho, I.H., et al., "Highly Reliable Dual Gate Oxide Fabrication by Reducing Wet Etching Time and Re-Oxidation for Sub-Quarter Micron CMOS Devices", Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials, pgs. 174-175, (1999) Crowder, S., et al., "Trade-offs in the Integration of High Performance Devices with Trench Capacitor DRAM", Dig. Int. Electron Devices Meeting, Washington, D.C., pp. 45-48, (Dec. 1997) Fujiwara, M., et al., "New Optimization Guidelines for Sub-0.1 micrometer CMOS Technologies with 2 micrometer NO Gate Oxynitrides", 1999 Symposium on VLSI Technology Digest of Technical Papers, pp. 121-122, (1999) Guo, X., et al., "High Quality Ultra-thin TiO2/Si3N4 Gate Dielectric for Giga Scale MOS Technology", Technical Digest of 1998 IEDM, pp. 377-380, (1998) Han, L.K., et al., "Electrical Charateristics and Reliability of sub-3 nm Gate Oxides Grown on Nitrides Implanted Silicon Substrates", Int. Electron Devices Meeting, Washington, D.C., pp. 1-4, (1997)

Examiner	Date Considered	
	1	

^{*}Sabstitute Disclosure Statement Form (PTO-1449)

[&]quot;-EXAMINER: Initial II citation considered, whether or not citation is in conformance with MPEP 609; Draw line through ditation if not in conformance and not considered. Include copy or this form with next communication to applicant.

rm 1449*	Atty. Docket No.: 303.678US4	Serial No. Unknown	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Applicant: Kie Y. Ahn et al.		
	Filing Date: Herewith	Group: Unknown	

OTHER DOCUMENTS
(Including Author, Title, Date, Pertinent Pages, Etc.)

renimexI** Initial

Hideo, O., et al., "Dual Gate Oxide Process Integration for High Performance Embedded Memory Products", <u>Extended Abstracts of the 1998 International Conference on Solid State Devices and Materials</u> , pp. 108-109, (1998)
King, Y., et al., "Sub-5nm Multiple-Thickness Gate Oxide Technology Using Oxygen Implantation", <u>IEDM</u> <u>Technical Digest</u> , pp. 585-588, (1998)
 Liu, C.T., et al., "Multiple Gate Oxide Thickness for 2GHz System-on-A-Chip Technologies", IEDM Technical Digest, pp. 589-592, (1998)
Ma, T.P., "Making Silicon Ninide film a Viable Gate Dielectric", <u>IEEE Trans. On Electron Devices</u> , <u>45(3)</u> , pp. 680-690, (1998)
 Muller, D.A., et al., "The Electronic Structure at the Atomic Scale of Ultrathin Gate Oxides", Nature, 399, 758-761, (June 1999)
Oi, H., et al., "Dual Gate Oxide Process Integration for High Performance Embedded Memory Products", Extended Abstracts of the 1998 International Conference on Solid State Devices and Materials, pp. 108-109, (1998)
Saito, Y., et al., "High-Integrity Silicon Oxide Grown at Low-temperature by Atomic Oxygen Generated in High-Density Krypton Plasma", Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials, pp. 152-153, (1999)
 Togo, M., et al., "Multiple-Thickness Gate Oxide and Dual-Gate Technologies for High Performance Logic-Embedded DRAms", ICDM Technical Digest, pp. 347-350, (1998)
 Tseng, H., et al., "Application of JVD Nitride Gate Dielectric to A 0.35 Micron CMOS Process for Reduction of Gate Leakage Current And Boron Penetration", Int. Electron Device Meeting, San Francisco, CA, pp. 1-4, (1998)

Examiner	Date Considered			

[&]quot;Substitute Disclosure Statement Form (P10-1449)

^{**}EXAMINER: Initial if citation considered, whether or not citation is in conformance with HPSP 609; Oraw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.